


**CD54/74HC242, CD54/74HCT242  
CD54/74HC243, CD54/74HCT243**

File Number 1488

HARRIS SEMICONDUCTOR 27E D 4302271 0017711 2 HAS

**High-Speed CMOS Logic**

**FUNCTIONAL DIAGRAM**



**Quad-Bus Transceiver with 3-State Outputs**

**Type Features:**

- Typical propagation delay (A → B) of 7 ns @  $V_{CC} = 5 V$   
 $C_L = 15 pF, T_A = 25^\circ C$
- 3-state outputs
- Buffered inputs

**CD54/74HC242, HCT242**

The RCA-CD54/74HC242, 243 and CD54/74HCT242, 243 silicon-gate CMOS 3-state bidirectional inverting and non-inverting buffers are intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuits, and have speeds comparable to low power Schottky TTL circuits. They can drive 15 LSTTL loads.

The CD54/74HC242 and CD54/74HCT242 are inverting buffers; the CD54/74HC243 and CD54/74HCT243 are non-inverting buffers.


The states of the output enables ( $\overline{OE}B$ , OEA) determine both the direction of flow (A to B, B to A), and the 3-state mode.

The CD54HC242, 243 and CD54HCT242, 243 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC242, 243 and CD74HCT242, 243 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

**Family Features:**

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$   
@  $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8 V$  Max.,  $V_{IH} = 2 V$  Min.  
CMOS Input Compatibility  
 $I_i \leq 1 \mu A$  @  $V_{OL}, V_{OH}$

**FUNCTIONAL DIAGRAM**



**CD54/74HC243, HCT243**

**CD54/74HC242, CD54/74HCT242  
CD54/74HC243, CD54/74HCT243**

HARRIS SEMICOND SECTOR

27E D 4302271 0017712 4 HAS




Fig. 1 - Logic diagram for the CD54/74HC/HCT242, 243.

**TRUTH TABLE**

| CONTROL INPUTS   |     | HC, HCT242 Series |                | HC, HCT243 Series |                |
|------------------|-----|-------------------|----------------|-------------------|----------------|
|                  |     | DATA PORT STATUS  |                | DATA PORT STATUS  |                |
| $\overline{OEB}$ | OEA | A <sub>n</sub>    | B <sub>n</sub> | A <sub>n</sub>    | B <sub>n</sub> |
| H                | H   | $\overline{O}$    | I              | O                 | I              |
| L                | H   | Z                 | Z              | Z                 | Z              |
| H                | L   | Z                 | Z              | Z                 | Z              |
| L                | L   | I                 | $\overline{O}$ | I                 | O              |

H = High  
L = Low  
I = Input  
O = Output (Same Level as Input)  
 $\overline{O}$  = Output (Inversion of Input Level)  
Z = High Impedance

To prevent excess currents in the High Z modes all I/O terminals should be terminated with 10 kΩ to 1 MΩ resistors.

**CD54/74HC242, CD54/74HCT242  
CD54/74HC243, CD54/74HCT243**

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):  
(Voltages referenced to ground) ..... -0.5 to +7 V

DC INPUT DIODE CURRENT,  $I_{IK}$  (FOR  $V_I < -0.5$  V OR  $V_I > V_{CC} + 0.5$  V) .....  $\pm 20$  mA

DC OUTPUT DIODE CURRENT,  $I_{OK}$  (FOR  $V_O < -0.5$  V OR  $V_O > V_{CC} + 0.5$  V) .....  $\pm 20$  mA

DC DRAIN CURRENT, PER OUTPUT ( $I_O$ ) (FOR  $-0.5$  V  $< V_O < V_{CC} + 0.5$  V) .....  $\pm 35$  mA

DC  $V_{CC}$  OR GROUND CURRENT, ( $I_{CC}$ ): .....  $\pm 70$  mA

POWER DISSIPATION PER PACKAGE ( $P_O$ ):

For  $T_A = -40$  to  $+80^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/ $^\circ\text{C}$  to 300 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE F) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE F) ..... Derate Linearly at 8 mW/ $^\circ\text{C}$  to 300 mW

For  $T_A = -40$  to  $+70^\circ\text{C}$  (PACKAGE TYPE M) ..... 400 mW

For  $T_A = +70$  to  $+125^\circ\text{C}$  (PACKAGE TYPE M) ..... Derate Linearly at 6 mW/ $^\circ\text{C}$  to 70 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE F, H .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E, M .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

Unit Inserted into a PC Board (min. thickness  $1/16$  in., 1.59 mm) with solder contacting lead tips only .....  $+300^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC  | LIMITS |          | UNITS            |
|---|--------|----------|------------------|
|   | MIN.   | MAX.     |                  |
| Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) $V_{CC}$ .* |        |          |                  |
| CD54/74HC Types   | 2      | 6        | V                |
| CD54/74HCT Types  | 4.5    | 5.5      | V                |
| DC Input or Output Voltage $V_I, V_O$   | 0      | $V_{CC}$ | V                |
| Operating Temperature $T_A$ :   |        |          |                  |
| CD74 Types  | -40    | +85      | $^\circ\text{C}$ |
| CD54 Types  | -55    | +125     | $^\circ\text{C}$ |
| Input Rise and Fall Times, $t_r, t_f$   |        |          |                  |
| at 2 V  | 0      | 1000     | ns               |
| at 4.5 V  | 0      | 500      | ns               |
| at 6 V  | 0      | 400      | ns               |

\*Unless otherwise specified, all voltages are referenced to Ground.

HARRIS SEMICONDUCTOR  
27E D  
43E227J  
0017713 B  
HAS



**CD54/74HC242, CD54/74HCT242  
CD54/74HC243, CD54/74HCT243**

SWITCHING CHARACTERISTICS ( $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , Input  $t_r, t_f = 6\text{ ns}$ )

| CHARACTERISTIC                 | SYMBOL             | $C_L$<br>pF | Typical |        |       |        | UNITS |
|--------------------------------|--------------------|-------------|---------|--------|-------|--------|-------|
|                                |                    |             | HC242   | HCT242 | HC243 | HCT243 |       |
| Propagation Delay              | $t_{PHL}$          | 15          | 7       | 8      | 7     | 9      | ns    |
| Data to Output                 | $t_{PLH}$          |             |         |        |       |        |       |
| Enable to High Z               | $t_{PHZ}, t_{PLZ}$ | 15          | 12      | 14     | 12    | 14     | ns    |
| Enable from High-Z             | $t_{PZH}, t_{PZL}$ | 15          | 12      | 14     | 12    | 14     | ns    |
| Power Dissipation Capacitance* | $C_{PD}$           | —           | 85      | 90     | 80    | 91     | pF    |

\* $C_{PD}$  is used to determine the dynamic power consumption, per channel.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where:

$f_i$  = input frequency.

$C_L$  = output load capacitance.

$V_{CC}$  = supply voltage.

SWITCHING CHARACTERISTICS ( $C_L = 50\text{ pF}$ , Input  $t_r, t_f = 6\text{ ns}$ )


| CHARACTERISTIC     | SYMBOL    | $V_{CC}$ | 25°C |      |      |      | -40°C to +85°C |      |       |      | -55°C to +125°C |      |       |      | UNITS |
|--------------------|-----------|----------|------|------|------|------|----------------|------|-------|------|-----------------|------|-------|------|-------|
|                    |           |          | HC   |      | HCT  |      | 74HC           |      | 74HCT |      | 54HC            |      | 54HCT |      |       |
|                    |           |          | Min. | Max. | Min. | Max. | Min.           | Max. | Min.  | Max. | Min.            | Max. | Min.  | Max. |       |
| Propagation Delay  | $t_{PLH}$ | 2        | —    | 90   | —    | —    | —              | 115  | —     | —    | —               | 135  | —     | —    | ns    |
| Data to Outputs    | $t_{PHL}$ | 4.5      | —    | 18   | —    | 20   | —              | 23   | —     | 25   | —               | 27   | —     | 30   |       |
| HC/HCT242          |           | 6        | —    | 15   | —    | —    | —              | 20   | —     | —    | —               | 23   | —     | —    |       |
| Propagation Delay  | $t_{PLH}$ | 2        | —    | 90   | —    | —    | —              | 115  | —     | —    | —               | 135  | —     | —    | ns    |
| Data to Outputs    | $t_{PHL}$ | 4.5      | —    | 18   | —    | 22   | —              | 23   | —     | 28   | —               | 27   | —     | 33   |       |
| for HC/HCT243      |           | 6        | —    | 15   | —    | —    | —              | 20   | —     | —    | —               | 23   | —     | —    |       |
| Output High-Z:     | $t_{PZH}$ | 2        | —    | 150  | —    | —    | —              | 190  | —     | —    | —               | 225  | —     | —    | ns    |
| to High Level;     | $t_{PZL}$ | 4.5      | —    | 30   | —    | 34   | —              | 38   | —     | 43   | —               | 45   | —     | 51   |       |
| to Low Level       |           | 6        | —    | 26   | —    | —    | —              | 33   | —     | —    | —               | 38   | —     | —    |       |
| Output High Level; | $t_{PHZ}$ | 2        | —    | 150  | —    | —    | —              | 190  | —     | —    | —               | 225  | —     | —    | ns    |
| Output Low Level   | $t_{PLZ}$ | 4.5      | —    | 30   | —    | 35   | —              | 38   | —     | 44   | —               | 45   | —     | 53   |       |
| to High-Z          |           | 6        | —    | 26   | —    | —    | —              | 33   | —     | —    | —               | 38   | —     | —    |       |
| Output Transition  | $t_{TLH}$ | 2        | —    | 60   | —    | —    | —              | 75   | —     | —    | —               | 90   | —     | —    | ns    |
| Time               | $t_{THL}$ | 4.5      | —    | 12   | —    | 12   | —              | 15   | —     | 15   | —               | 18   | —     | 18   |       |
|                    |           | 6        | —    | 10   | —    | —    | —              | 13   | —     | —    | —               | 15   | —     | —    |       |
| Input Capacitance  | $C_i$     |          | —    | 10   | —    | 10   | —              | 10   | —     | 10   | —               | 10   | —     | 10   | pF    |
| 3-State Output     | $C_o$     |          | —    | 20   | —    | 20   | —              | 20   | —     | 20   | —               | 20   | —     | 20   | pF    |

HARRIS SEMICONDUCTOR SECTOR 27E D 430227J 00J77J5 T HAS

# CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243


HARRIS SEMICONDUCTOR

27E D 4302271 0017716 1 HAS



92CS-37900R1

Fig. 2 - Three-state propagation delay test circuit.



92CS-36987

92CS-36988

|                                   | 54/74HC             | 54/74HCT |
|-----------------------------------|---------------------|----------|
| Input Level                       | V <sub>CC</sub>     | 3 V      |
| Switching Voltage, V <sub>s</sub> | 50% V <sub>CC</sub> | 1.3 V    |

Fig. 3 - Transition times and propagation delay times.


### ORDERING INFORMATION

RCA CMOS device packages are identified by letters indicated in the following chart. When ordering a CMOS device, it is important that the appropriate suffix letter be affixed to the type number of the device.

| Package                            | Suffix Letter |
|------------------------------------|---------------|
| Dual-In-Line Plastic               | E             |
| Dual-In-Line Frit-Seal Ceramic     | F             |
| Dual-In-Line Surface Mount Plastic | M             |
| Chip                               | H             |

The CD54HC/HCT series is supplied in dual-in-line frit-seal ceramic packages (F suffix). The CD74HC/HCT series is supplied in dual-in-line plastic packages (E suffix) and in dual-in-line surface mount plastic packages (M suffix). Both series are supplied in chip form (H suffix).

For example, a CD54HC242 will be identified as the CD54HC242F. The CD74HC242 will be identified as the CD74HC242E.



92CS-36829

### TERMINAL ASSIGNMENT